Senior Analog Layout Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

MTS SILICON DESIGN ENGINEER

THE ROLE

AMD is looking for a talented individual to join the Design Engineering team as a Staff Analog Layout Design Engineer in advanced process technology node 7nm and below. design high performance analog and digital circuits such as Memory, ADCs, DACs, PLLs, HBM, GDDR, DDR, LPDDR, References, Custom IOs, LDO, ESD which are integrated into AMD products

THE PERSON

An experienced Analog Layout design engineer should be innovative, collaborative, meticulous, and curious.

KEY RESPONSIBILITIES

Strong foundation in layout design for mixed analog / digital ICs with 7nm and below CMOS process geometries experience
Experience in the layout of high performance data converters and / or high speed (GHz) circuit design would be an advantage
Extensive Floorplanning, power grid and signal flow planning experience
Experience in LVS, DRC, ERC, ANT, ESD, Latch-up, EMIR and Reliability
Excellent understanding of signal and clock shielding and isolation techniques
Excellent understanding of process non-idealities such as STI stress, well proximity effect and CMP effects and design strategies to mitigate these effects
Excellent written and oral communication skills are also required
Ability to work well as part of a team
Excellent problem solving skills

PREFERRED EXPERIENCE

Must have detailed knowledge of CMOS circuit theory.

Must have ability to communicate with various teams to articulate specs and requirements as they pertain to layout

Layout design and verification experience using Cadence Virtuoso and Mentor Calibre tools

Must have at least 8 years of relevant or comparable experience doing analog & Memory layout design

Knowledge of chip level integration and ESD concepts a plus

Experience in LVS, DRC, ERC, ANT, ESD, Latch-up, EMIR and Reliability

Good understanding of signal and clock shielding and isolation techniques

Ability to work well as part of a team

ACADEMIC CREDENTIALS

Bachelors or Masters degree in computer engineering/Electrical/Electronics Engineering with 8+Yrs of exp

#LI-SR4

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.